Synchronous Up-Down Counters

Synchronous

Up-Down Counters

A circuit of a 3-bit synchronous up-down counter and a table of its sequence are shown below.  Similar to an asynchronous up-down counter, a synchronous up-down counter also has an up-down control input.  It is used to control the direction of the counter through a certain sequence.
3-bit Synchronous Up-Down Counter
SequenceAn examination of the sequence table shows:
  • for both the UP and DOWN sequences, Q0 toggles on each clock pulse.
  • for the UP sequence, Q1 changes state on the next clock pulse when Q0=1.
  • for the DOWN sequence, Q1 changes state on the next clock pulse when Q0=0.
  • for the UP sequence, Q2 changes state on the next clock pulse when Q0=Q1=1.
  • for the DOWN sequence, Q2 changes state on the next clock pulse when Q0=Q1=0.
These characteristics are implemented with the AND, OR & NOT logic connected as shown in the logic diagram above.

Synchronous Up-Down Counters Synchronous Up-Down Counters Reviewed by Suresh Bojja on 9/09/2015 09:45:00 AM Rating: 5

Subjects & Labs

AC (6) ADS (2) ATMEL (6) AWP (5) C- Language (3) CAO (5) CDAC (1) Cloud Computing (1) CMC (6) CN (10) CONSERVATION & MANAGEMENT Complete Notes (1) Control Sys (2) CVSM (2) Data Analytics (1) DC (5) Digital System Design (3) DIP (17) DLD (10) DLD Lab Manual (1) DS (4) DSD&DICA (9) DSP (6) EDC (45) Electonic Components (2) Embedded (7) EMWTL (6) ENERGY AUDIT (1) Engg. Mechanics (2) Engg.Chemistry (11) Faculty Files (6) Faculty Labs (1) Fuzzy (3) II MID (1) Job Exam Papers (4) LICA (1) Linux OS (1) Materials (1) MATLAB (27) MCU IDE 8051 (1) MEMS (4) MPMC (57) MPMC LAB Manual (3) MTECH (6) MWE (2) OC (1) PDC (9) Projects (8) RADAR (1) Research (9) RVSP (3) SC (1) Softwares (1) SS (1) STLD (18) TCSS (1) TSSN (1) TV Engg (1) VHDL (4) VLSI (8) VLSI Lab manual (1) WCN (1) Wireless Commu. (1) WSN (2)

Contact Form :

Name

Email *

Message *

Theme images by enjoynz. Powered by Blogger.