VHDL Code for : Detector



library ieee;
use ieee.std_logic_1164.all;  
use work.callpack.all;

entity en_detector is 
generic(k:integer:=6);
port(C:in std_logic_vector(0 to (k+8));
     Redo_en:out std_logic);
end entity;

architecture en_detector_df of en_detector is
begin
process(C)
variable temp:std_logic_vector(0 to (k+8));
begin 
if C(0)/='U' then
det(4,C(0) ,C(8), C(9),C(11),temp(k-6));
det(4,C(1) ,C(9), C(10),C(12),temp(k-5));
det(4,C(2) ,C(10), C(11),C(13),temp(k-4));
det(4,C(3) ,C(11), C(12),C(14),temp(k-3));
det(4,C(4) ,C(12), C(13),C(0),temp(k-2));
det(4,C(5) ,C(13), C(14),C(1),temp(k-1));
det(4,C(6) ,C(14), C(0),C(2),temp(k));
det(4,C(7) ,C(0), C(1),C(3),temp(k+1));
det(4,C(8) ,C(1), C(2),C(4),temp(k+2));
det(4,C(9) ,C(2), C(3),C(5),temp(k+3));
det(4,C(10) ,C(3), C(4),C(6),temp(k+4));
det(4,C(11) ,C(4), C(5),C(7),temp(k+5));
det(4,C(12) ,C(5), C(6),C(8),temp(k+6));
det(4,C(13) ,C(6), C(7),C(9),temp(k+7));
det(4,C(14) ,C(7), C(8),C(10),temp(k+8));
Redo_en<=temp(0) or temp(1) or temp(2) or temp(3) or
       temp(4) or temp(5) or temp(6) or temp(7) or
   temp(8) or temp(9) or temp(10) or temp(11) or
   temp(12) or temp(13) or temp(14); 
   end if;
  
end process;
end architecture ;
VHDL Code for : Detector VHDL Code for : Detector Reviewed by Suresh Bojja on 9/07/2018 09:33:00 PM Rating: 5

Subjects & Labs

AC (6) ADS (2) ATMEL (6) AWP (5) C- Language (3) CAO (5) CDAC (1) Cloud Computing (1) CMC (6) CN (10) CONSERVATION & MANAGEMENT Complete Notes (1) Control Sys (2) CVSM (2) Data Analytics (1) DC (5) Digital System Design (3) DIP (17) DLD (10) DLD Lab Manual (1) DS (4) DSD&DICA (9) DSP (6) EDC (45) Electonic Components (2) Embedded (7) EMWTL (6) ENERGY AUDIT (1) Engg. Mechanics (2) Engg.Chemistry (11) Faculty Files (6) Faculty Labs (1) Fuzzy (3) II MID (1) Job Exam Papers (4) LICA (1) Linux OS (1) Materials (1) MATLAB (27) MCU IDE 8051 (1) MEMS (4) MPMC (57) MPMC LAB Manual (3) MTECH (6) MWE (2) OC (1) PDC (9) Projects (8) RADAR (1) Research (9) RVSP (3) SC (1) Softwares (1) SS (2) STLD (19) TCSS (1) TSSN (1) TV Engg (1) VHDL (4) VLSI (8) VLSI Lab manual (1) WCN (1) Wireless Commu. (1) WSN (2)
Theme images by sebastian-julian. Powered by Blogger.