VHDL : Hamming code Generator



library ieee;
use ieee.std_logic_1164.all;

entity ham_gen is
generic(k:integer:=6);
port(
din:in std_logic_vector(1 to (k+1));
ha_code:out std_logic_vector(1 to 12)
);
end ham_gen;

architecture v of ham_gen is
component par_bit_gen is
Generic(k:integer:=6);
port (din:in std_logic_vector(1 to (k+1));
par_bits:out std_logic_vector(1 to 5)
);
end component;
signal parity_bit:std_logic_vector(1 to 5);
begin
s1:par_bit_gen port map (din,parity_bit);

ha_code<=parity_bit(1) & parity_bit(2) & din(1) & parity_bit(3) & din(2 to 4) &
parity_bit(4) & din(5 to 7) & parity_bit(5);   
end architecture ;
VHDL : Hamming code Generator VHDL : Hamming code Generator Reviewed by Suresh Bojja on 9/07/2018 09:32:00 PM Rating: 5

Subjects & Labs

AC (6) ADS (2) ATMEL (6) AWP (5) C- Language (3) CAO (5) CDAC (1) Cloud Computing (1) CMC (6) CN (10) CONSERVATION & MANAGEMENT Complete Notes (1) Control Sys (2) CVSM (2) Data Analytics (1) DC (5) Digital System Design (3) DIP (17) DLD (10) DLD Lab Manual (1) DS (4) DSD&DICA (9) DSP (6) EDC (45) Electonic Components (2) Embedded (7) EMWTL (6) ENERGY AUDIT (1) Engg. Mechanics (2) Engg.Chemistry (11) Faculty Files (6) Faculty Labs (1) Fuzzy (3) II MID (1) Job Exam Papers (4) LICA (1) Linux OS (1) Materials (1) MATLAB (27) MCU IDE 8051 (1) MEMS (4) MPMC (57) MPMC LAB Manual (3) MTECH (6) MWE (2) OC (1) PDC (9) Projects (8) RADAR (1) Research (9) RVSP (3) SC (1) Softwares (1) SS (2) STLD (19) TCSS (1) TSSN (1) TV Engg (1) VHDL (4) VLSI (8) VLSI Lab manual (1) WCN (1) Wireless Commu. (1) WSN (2)
Theme images by sebastian-julian. Powered by Blogger.